An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs
نویسندگان
چکیده
منابع مشابه
Modelling Routing Delays in SRAM - based FPGAs
This paper presents an efficient technique for estimating the propagation delay of signals in SRAM-based FPGAs, by using an analytic model of MOS integrated circuits. The model provides a facility for experimenting to find the effect that different routing structures in SRAM-based FPGAs have on the speed-performance of implemented circuits. To illustrate the applicability of the technique, two ...
متن کاملFast Testable Design for SRAM-Based FPGAs
This paper presents a new design for testing SRAM-based field programmable gate arrays (FPGAs). The original FPGA’s SRAM memory is modified so that the FPGA may have the facility to loop the testing configuration data inside the chip. The full testing of the FPGA is achieved by loading typically only one carefully chosen testing configuration data instead of the whole configurations data. The o...
متن کاملTiming-Driven Routing for Symmetrical-Array-Based FPGAs yz
Kai Zhu1, Yao-Wen Chang2, and D. F. Wong3 1Triscend Corp., 301 N. Whisman Rd., Mountain View, CA 94043, USA 2Department of Computer and Information Science, National Chiao Tung University, Hsinchu 300, Taiwan 3Department of Computer Sciences, University of Texas at Austin, Austin, Texas 78712, USA Abstract In this paper, we present a timing-driven global router for symmetrical-array-based FPGAs...
متن کاملRPack: Routability-driven Packing Algorithm for Cluster-based FPGAs
Routing tools consume a signiicant portion of the total design time. Considering routability at earlier steps of the CAD ow would both yield better quality and faster design process. In this paper we are presenting a routability-driven clustering method for cluster-based FPGAs. Our method packs LUTs into logic clusters while incorporating routability metrics into a cost function. The objective ...
متن کاملA Fault Tolerant Adaptive Equalizer Implemented with Reconfigurable SRAM-based FPGAs
This paper proposes novel system-level protection techniques for feed forward equalizers, which exploit application and system knowledge, resulting in a more intelligent protection with a 71% saving of circuit complexity in comparison to XTMR.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2020
ISSN: 2169-3536
DOI: 10.1109/access.2020.2978632